Logo
Explore Help
Sign In
tstarr/ryujinx
1
0
Fork 0
You've already forked ryujinx
mirror of https://github.com/ryujinx-mirror/ryujinx.git synced 2024-10-02 16:50:20 -07:00
Code Issues Actions Packages Projects Releases Wiki Activity
ryujinx/ChocolArm64
History
LDj3SNuD 233fc95e1e Sse optimized the Vector & Scalar fp-to-integer conversion instructions (unsigned); improved the related Tests. (#656)
* Update InstEmitSimdCvt.cs

* Update CpuTestSimdCvt.cs

* Update CpuTestSimd.cs

* Update CpuTestSimdShImm.cs

* Update InstEmitSimdCvt.cs
2019-04-12 13:14:16 -03:00
..
Decoders
Implement fixed-point variant of the UCVTF and SCVTF instructions (#578)
2019-02-23 20:52:48 -03:00
Events
Optimize address translation and write tracking on the MMU (#571)
2019-02-24 18:24:35 +11:00
Instructions
Sse optimized the Vector & Scalar fp-to-integer conversion instructions (unsigned); improved the related Tests. (#656)
2019-04-12 13:14:16 -03:00
Memory
Optimize address translation and write tracking on the MMU (#571)
2019-02-24 18:24:35 +11:00
State
ARM exclusive monitor and multicore fixes (#589)
2019-02-19 10:52:06 +11:00
Translation
Add Tbl_V Sse opt. with Tests. (#651)
2019-03-23 15:50:19 -03:00
ChocolArm64.csproj
ARM exclusive monitor and multicore fixes (#589)
2019-02-19 10:52:06 +11:00
CpuThread.cs
ARM exclusive monitor and multicore fixes (#589)
2019-02-19 10:52:06 +11:00
OpCodeTable.cs
Sse optimized all the fp to integer conversion instructions (signed) with Tests (signed & unsigned). (#655)
2019-04-03 09:21:22 -03:00
Optimizations.cs
Misc. CPU optimizations (#575)
2019-02-28 13:03:31 +11:00
Powered by Gitea Version: 1.23.1 Page: 33ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API