mirror of
https://github.com/ryujinx-mirror/ryujinx.git
synced 2024-10-02 16:50:20 -07:00
e9848339dd
* dotnet format style --severity info Some changes were manually reverted. * dotnet format analyzers --serverity info Some changes have been minimally adapted. * Restore a few unused methods and variables * Fix new dotnet-format issues after rebase * Address review comments * Address most dotnet format whitespace warnings * Apply dotnet format whitespace formatting A few of them have been manually reverted and the corresponding warning was silenced * Format if-blocks correctly * Run dotnet format after rebase and remove unused usings - analyzers - style - whitespace * Add comments to disabled warnings * Simplify properties and array initialization, Use const when possible, Remove trailing commas * cpu tests: Disable CA2211 for CodeBaseAddress and DataBaseAddress * Revert "Simplify properties and array initialization, Use const when possible, Remove trailing commas" This reverts commit 9462e4136c0a2100dc28b20cf9542e06790aa67e. * dotnet format whitespace after rebase * Apply suggestions from code review Co-authored-by: Ac_K <Acoustik666@gmail.com> * First dotnet format pass * Fix naming rule violations * Remove naming rule violation exceptions * Fix comment style * Use targeted new * Remove redundant code * Remove comment alignment * Remove naming rule exceptions * Add trailing commas * Use nameof expression * Reformat to add remaining trailing commas --------- Co-authored-by: Ac_K <Acoustik666@gmail.com>
320 lines
14 KiB
C#
320 lines
14 KiB
C#
#define SimdTbl
|
|
|
|
using ARMeilleure.State;
|
|
using NUnit.Framework;
|
|
using System.Collections.Generic;
|
|
|
|
namespace Ryujinx.Tests.Cpu
|
|
{
|
|
[Category("SimdTbl")]
|
|
public sealed class CpuTestSimdTbl : CpuTest
|
|
{
|
|
#if SimdTbl
|
|
|
|
#region "Helper methods"
|
|
private static ulong GenIdxsForTbls(int regs)
|
|
{
|
|
const byte IdxInRngMin = 0;
|
|
byte idxInRngMax = (byte)((16 * regs) - 1);
|
|
byte idxOutRngMin = (byte)(16 * regs);
|
|
const byte IdxOutRngMax = 255;
|
|
|
|
ulong idxs = 0ul;
|
|
|
|
for (int cnt = 1; cnt <= 8; cnt++)
|
|
{
|
|
ulong idxInRng = TestContext.CurrentContext.Random.NextByte(IdxInRngMin, idxInRngMax);
|
|
ulong idxOutRng = TestContext.CurrentContext.Random.NextByte(idxOutRngMin, IdxOutRngMax);
|
|
|
|
ulong idx = TestContext.CurrentContext.Random.NextBool() ? idxInRng : idxOutRng;
|
|
|
|
idxs = (idxs << 8) | idx;
|
|
}
|
|
|
|
return idxs;
|
|
}
|
|
#endregion
|
|
|
|
#region "ValueSource (Types)"
|
|
private static ulong[] _8B_()
|
|
{
|
|
return new[] {
|
|
0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
|
|
0x8080808080808080ul, 0xFFFFFFFFFFFFFFFFul,
|
|
};
|
|
}
|
|
|
|
private static IEnumerable<ulong> _GenIdxsForTbl1_()
|
|
{
|
|
yield return 0x0000000000000000ul;
|
|
yield return 0x7F7F7F7F7F7F7F7Ful;
|
|
yield return 0x8080808080808080ul;
|
|
yield return 0xFFFFFFFFFFFFFFFFul;
|
|
|
|
for (int cnt = 1; cnt <= RndCntIdxs; cnt++)
|
|
{
|
|
yield return GenIdxsForTbls(regs: 1);
|
|
}
|
|
}
|
|
|
|
private static IEnumerable<ulong> _GenIdxsForTbl2_()
|
|
{
|
|
yield return 0x0000000000000000ul;
|
|
yield return 0x7F7F7F7F7F7F7F7Ful;
|
|
yield return 0x8080808080808080ul;
|
|
yield return 0xFFFFFFFFFFFFFFFFul;
|
|
|
|
for (int cnt = 1; cnt <= RndCntIdxs; cnt++)
|
|
{
|
|
yield return GenIdxsForTbls(regs: 2);
|
|
}
|
|
}
|
|
|
|
private static IEnumerable<ulong> _GenIdxsForTbl3_()
|
|
{
|
|
yield return 0x0000000000000000ul;
|
|
yield return 0x7F7F7F7F7F7F7F7Ful;
|
|
yield return 0x8080808080808080ul;
|
|
yield return 0xFFFFFFFFFFFFFFFFul;
|
|
|
|
for (int cnt = 1; cnt <= RndCntIdxs; cnt++)
|
|
{
|
|
yield return GenIdxsForTbls(regs: 3);
|
|
}
|
|
}
|
|
|
|
private static IEnumerable<ulong> _GenIdxsForTbl4_()
|
|
{
|
|
yield return 0x0000000000000000ul;
|
|
yield return 0x7F7F7F7F7F7F7F7Ful;
|
|
yield return 0x8080808080808080ul;
|
|
yield return 0xFFFFFFFFFFFFFFFFul;
|
|
|
|
for (int cnt = 1; cnt <= RndCntIdxs; cnt++)
|
|
{
|
|
yield return GenIdxsForTbls(regs: 4);
|
|
}
|
|
}
|
|
#endregion
|
|
|
|
#region "ValueSource (Opcodes)"
|
|
private static uint[] _SingleRegisterTable_V_8B_16B_()
|
|
{
|
|
return new[]
|
|
{
|
|
0x0E000000u, // TBL V0.8B, { V0.16B }, V0.8B
|
|
0x0E001000u, // TBX V0.8B, { V0.16B }, V0.8B
|
|
};
|
|
}
|
|
|
|
private static uint[] _TwoRegisterTable_V_8B_16B_()
|
|
{
|
|
return new[]
|
|
{
|
|
0x0E002000u, // TBL V0.8B, { V0.16B, V1.16B }, V0.8B
|
|
0x0E003000u, // TBX V0.8B, { V0.16B, V1.16B }, V0.8B
|
|
};
|
|
}
|
|
|
|
private static uint[] _ThreeRegisterTable_V_8B_16B_()
|
|
{
|
|
return new[]
|
|
{
|
|
0x0E004000u, // TBL V0.8B, { V0.16B, V1.16B, V2.16B }, V0.8B
|
|
0x0E005000u, // TBX V0.8B, { V0.16B, V1.16B, V2.16B }, V0.8B
|
|
};
|
|
}
|
|
|
|
private static uint[] _FourRegisterTable_V_8B_16B_()
|
|
{
|
|
return new[]
|
|
{
|
|
0x0E006000u, // TBL V0.8B, { V0.16B, V1.16B, V2.16B, V3.16B }, V0.8B
|
|
0x0E006000u, // TBX V0.8B, { V0.16B, V1.16B, V2.16B, V3.16B }, V0.8B
|
|
};
|
|
}
|
|
#endregion
|
|
|
|
private const int RndCntIdxs = 2;
|
|
|
|
[Test, Pairwise]
|
|
public void SingleRegisterTable_V_8B_16B([ValueSource(nameof(_SingleRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(0u)] uint rd,
|
|
[Values(1u)] uint rn,
|
|
[Values(2u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_GenIdxsForTbl1_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v0 = MakeVectorE0E1(z, z);
|
|
V128 v1 = MakeVectorE0E1(table0, table0);
|
|
V128 v2 = MakeVectorE0E1(indexes, q == 1u ? indexes : 0ul);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v2: v2);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void TwoRegisterTable_V_8B_16B([ValueSource(nameof(_TwoRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(0u)] uint rd,
|
|
[Values(1u)] uint rn,
|
|
[Values(3u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_8B_))] ulong table1,
|
|
[ValueSource(nameof(_GenIdxsForTbl2_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v0 = MakeVectorE0E1(z, z);
|
|
V128 v1 = MakeVectorE0E1(table0, table0);
|
|
V128 v2 = MakeVectorE0E1(table1, table1);
|
|
V128 v3 = MakeVectorE0E1(indexes, q == 1u ? indexes : 0ul);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v2: v2, v3: v3);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void Mod_TwoRegisterTable_V_8B_16B([ValueSource(nameof(_TwoRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(30u, 1u)] uint rd,
|
|
[Values(31u)] uint rn,
|
|
[Values(1u, 30u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_8B_))] ulong table1,
|
|
[ValueSource(nameof(_GenIdxsForTbl2_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v30 = MakeVectorE0E1(z, z);
|
|
V128 v31 = MakeVectorE0E1(table0, table0);
|
|
V128 v0 = MakeVectorE0E1(table1, table1);
|
|
V128 v1 = MakeVectorE0E1(indexes, indexes);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v30: v30, v31: v31);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void ThreeRegisterTable_V_8B_16B([ValueSource(nameof(_ThreeRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(0u)] uint rd,
|
|
[Values(1u)] uint rn,
|
|
[Values(4u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_8B_))] ulong table1,
|
|
[ValueSource(nameof(_8B_))] ulong table2,
|
|
[ValueSource(nameof(_GenIdxsForTbl3_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v0 = MakeVectorE0E1(z, z);
|
|
V128 v1 = MakeVectorE0E1(table0, table0);
|
|
V128 v2 = MakeVectorE0E1(table1, table1);
|
|
V128 v3 = MakeVectorE0E1(table2, table2);
|
|
V128 v4 = MakeVectorE0E1(indexes, q == 1u ? indexes : 0ul);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v2: v2, v3: v3, v4: v4);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void Mod_ThreeRegisterTable_V_8B_16B([ValueSource(nameof(_ThreeRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(30u, 2u)] uint rd,
|
|
[Values(31u)] uint rn,
|
|
[Values(2u, 30u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_8B_))] ulong table1,
|
|
[ValueSource(nameof(_8B_))] ulong table2,
|
|
[ValueSource(nameof(_GenIdxsForTbl3_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v30 = MakeVectorE0E1(z, z);
|
|
V128 v31 = MakeVectorE0E1(table0, table0);
|
|
V128 v0 = MakeVectorE0E1(table1, table1);
|
|
V128 v1 = MakeVectorE0E1(table2, table2);
|
|
V128 v2 = MakeVectorE0E1(indexes, indexes);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v2: v2, v30: v30, v31: v31);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void FourRegisterTable_V_8B_16B([ValueSource(nameof(_FourRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(0u)] uint rd,
|
|
[Values(1u)] uint rn,
|
|
[Values(5u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_8B_))] ulong table1,
|
|
[ValueSource(nameof(_8B_))] ulong table2,
|
|
[ValueSource(nameof(_8B_))] ulong table3,
|
|
[ValueSource(nameof(_GenIdxsForTbl4_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v0 = MakeVectorE0E1(z, z);
|
|
V128 v1 = MakeVectorE0E1(table0, table0);
|
|
V128 v2 = MakeVectorE0E1(table1, table1);
|
|
V128 v3 = MakeVectorE0E1(table2, table2);
|
|
V128 v4 = MakeVectorE0E1(table3, table3);
|
|
V128 v5 = MakeVectorE0E1(indexes, q == 1u ? indexes : 0ul);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v2: v2, v3: v3, v4: v4, v5: v5);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void Mod_FourRegisterTable_V_8B_16B([ValueSource(nameof(_FourRegisterTable_V_8B_16B_))] uint opcodes,
|
|
[Values(30u, 3u)] uint rd,
|
|
[Values(31u)] uint rn,
|
|
[Values(3u, 30u)] uint rm,
|
|
[ValueSource(nameof(_8B_))] ulong z,
|
|
[ValueSource(nameof(_8B_))] ulong table0,
|
|
[ValueSource(nameof(_8B_))] ulong table1,
|
|
[ValueSource(nameof(_8B_))] ulong table2,
|
|
[ValueSource(nameof(_8B_))] ulong table3,
|
|
[ValueSource(nameof(_GenIdxsForTbl4_))] ulong indexes,
|
|
[Values(0b0u, 0b1u)] uint q) // <8B, 16B>
|
|
{
|
|
opcodes |= ((rm & 31) << 16) | ((rn & 31) << 5) | ((rd & 31) << 0);
|
|
opcodes |= ((q & 1) << 30);
|
|
|
|
V128 v30 = MakeVectorE0E1(z, z);
|
|
V128 v31 = MakeVectorE0E1(table0, table0);
|
|
V128 v0 = MakeVectorE0E1(table1, table1);
|
|
V128 v1 = MakeVectorE0E1(table2, table2);
|
|
V128 v2 = MakeVectorE0E1(table3, table3);
|
|
V128 v3 = MakeVectorE0E1(indexes, indexes);
|
|
|
|
SingleOpcode(opcodes, v0: v0, v1: v1, v2: v2, v3: v3, v30: v30, v31: v31);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
#endif
|
|
}
|
|
}
|