mirror of
https://github.com/starr-dusT/yuzu-mainline
synced 2024-03-05 21:12:25 -08:00
dmnt_cheat_vm: Correct register Restore and ClearRegs behavior
Previously these were performing the same behavior as the Save and ClearSaved opcode types.
This commit is contained in:
parent
9fe8072c67
commit
2c34d8aabb
@ -1133,8 +1133,8 @@ void DmntCheatVm::Execute(const CheatProcessMetadata& metadata) {
|
||||
case SaveRestoreRegisterOpType::ClearRegs:
|
||||
case SaveRestoreRegisterOpType::Restore:
|
||||
default:
|
||||
src = registers.data();
|
||||
dst = saved_values.data();
|
||||
src = saved_values.data();
|
||||
dst = registers.data();
|
||||
break;
|
||||
}
|
||||
for (std::size_t i = 0; i < NumRegisters; i++) {
|
||||
|
Loading…
Reference in New Issue
Block a user